Synthesis Inputs

 

Synthesis Inputs:

·       RTL netlist [.v or.vhdl]

·       .lib [liberty Timing File]

·       .lef [library exchange formate]

·       SDC [synopsys Design constraints]

Comments

Popular posts from this blog

KEEPOUT MARGIN

Clock_skew , (+)SKEW, (-)SKEW, Useful skew