Clock_Tree_TYPES__Clock_Mesh

 


Advantage: Its very small skew

Disadvantage : The time that spread from the clock root to the global mesh is basically the same, the time that spread from the global mesh to each local tree register is different and clock mesh structure consumes more routing resources hence redundant interconnect structure will bring more power consumption.



Comments

Popular posts from this blog

KEEPOUT MARGIN

ZWL(Zero Wire Load) Why its preferred ?